We show how to extend the paradigm of software-defined communication to include quantum communication systems. We introduce the decomposition of a quantum communication terminal into layers separating the concerns of the hardware, software, and middleware. We provide detailed descriptions of how each component operates and we include results of an implementation of the super-dense coding protocol. We argue that the versatility of software-defined quantum communication test beds can be useful for exploring new regimes in communication and rapidly prototyping new systems.
annotate the transmitted payload. In a typical CC example, metadata is concatenated with the payload by the transmitter and then extracted by the receiver. This information may, for example, identify the demodulation needed to recover the payload or specify the destination address needed for routing.
In the case of QC, classical metadata may either be shared through a synchronized side-channel or generated by measurement of the transmitted quantum state. An example of the latter is found in quantum key distribution (QKD) in which the transmitter and receiver share measurements to determine the next steps in the key generation protocol.
7 * By contrast, quantum teleportation and entanglement swapping typically require a side channel through which to share the classical measurements recorded by the transmitter and needed by the receiver to recover or relay the quantum state.
8 Similar examples include the cases of quantum memory modules or quantum routers that use dynamic addresses to store and route information, respectively. These latter examples serve to emphasize that a quantum receiver need only operate on the transmitted states and not necessarily measure them. It is also possible to process metadata within the quantum receiver hardware. This approach has been taken previously in some QKD and quantum teleportation testbeds.
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The ubiquity and importance of metadata in QC motivates consideration of how the SDC paradigm may be implemented to build communication testbeds. A typical QC transceiver can be decomposed into components that separate the physical encoding layer from the metadata control layer. We identify these layers as separating the hardware and software domains while interpolating between these domains is a middleware layer. We describe implementations of all three domains that maintain a natural separation of concerns while also providing a tuneable interface for QC developers. Because QC is a relatively young field with a large design space, the ability to explore design parameters rapidly using prototyped systems will support both testing new theories and assessing existing communication strategies.
In this paper, we present a framework for defining a software-defined QC system with respect to hardware, middleware, and software layers. We elaborate on the abstraction of these different layers and provide a concrete example for the case of point-to-point super-dense coding communication. We include details of how the complete system can be constructed and emphasize how the software and middleware layers should interact in order to make the physics oblivious to an end user.
FRAMEWORK
We formalize the software-defined quantum communication (SDQC) framework by considering a single transmitterreceiver pair with a quantum transmitter (TX) and quantum receiver (RX). A functional decomposition of each terminal is shown in Fig. 1 with respect to the the functional domain layers. These layers serve to separate development concerns in constructing each transceiver with respect to the hardware physics, the software protocol, and a middleware that mitigates between the other two domains. Similar decompositions can be applied to previously developed QC systems. Our objective is to show how to deliberately identify these domains at an abstract level and subsequently develop them into concrete realizations.
A concrete representation of the SDQC framework is shown in Fig. 2 , in which the TX hardware layer is expressed as a quantum light source (QLS) for preparing quantum states and accessing the quantum channel, the middleware is represented as a hardware device driver (HDD), and the software layer is represented by a general purpose processor (GPP) running a user-defined QC program. The classical channel is assumed to be a local area network (LAN) while the quantum channel is represented by some quantum optical modes.
In the TX of Fig. 2 , the prepared states are encoded into the Hilbert (sub)space of some photonic degrees of freedom, e.g., polarization, orbital angular momentum, or field quadrature variables. The hardware layer is modeled to include all components necessary for state preparation, such as polarization or phase modulators, with the physical encoding driven by the HDD. As middleware, the HDD implements an interface to the QLS for use by the GPP software. It is the GPP that issues controls and manages the TX behavior by signaling to the QLS which states to prepare. As a simple example, the GPP can send a bit to the HDD specifying which basis to use for state preparation that the HDD then parses into the appropriate sequence of QLS control signals. Of course, more elaborate protocols will require more elaborate interactions between the two layers. The RX in Fig. 2 is modeled similar to the TX, except that the RX GPP controls an HDD that drives a quantum light detector (QLD). The QLD measures received photons and outputs measurement information. The HDD samples the measurement information and relays it to the GPP. It is the presence of the QLD which distinguishes the RX from TX. A transceiver (TRX) combining both QLS and QLD components would need only one HDD and GPP to implement this design.
For both the TX and RX, the GPP also serves to communicate required metadata over the LAN. This includes, for example, negotiating the key protocol inherent to QKD or relaying feed-forward measurement information. Because the GPP is assumed to be software programmable, the techniques used in sharing metadata can be modified by the end users as needed. As an example, classical error correction steps are important to deriving keys in QKD but the error codes used may require tuning to the channel and observed bit error rates. These types of modifications are easily made using software-defined implementations expressed by the GPP. Fig. 1 : a transmitter (TX) consists of a quantum light source (QLS) driven by a hardware device driver (HDD) that is controlled by a general purpose processor (GPP). The TX GPP communicates over a wide/local area network (W/LAN) with a receiver RX. The RX GPP manages an HDD that monitors a quantum light detector (QLD). The QLS/QLD link defines the quantum channel.
The particular representation of the SDQC framework presented in Fig. 2 is applicable to describing QC systems based on photon pairs, coherent pulses, or multiplexed quantum light sources. In the following sections, we provide additional technical comments on the feasible implementation of each layer using currently available technology. We subsequently present an experimental implementation of these ideas.
Hardware: Quantum Light Sources and Detectors
The hardware layer expresses components that are fundamental to the physical encoding of quantum information into the transmitted signal. Many quantum light sources and detectors are available as off-the-shelf components. For example, single-photon detectors are sufficiently advanced and wide-spread in their application as to be stand-alone items from optical suppliers. Similarly, weak-coherent pulses generated from attenuated output of photodiodes are easily setup for transmission. There is a significant variety in these elements with respect to wavelength, bandwidth, stability, and cost so as to warrant their consideration as a replaceable element in the QLS/D design. Individual applications will require suitable pairing between the wavelengths of the source and detector and the modularity of the TRX can easily accommodate this change. Similar arguments also hold for research-grade hardware that may be tailored for specific experimental questions. The essential similarity is that both require externally accessible interfaces for the actively controlled elements and generated metadata.
The engineering challenging to the development of the QLS/D hardware within the SDQC framework is implementing the controls within the hardware layer. Nominally, this design requirement implies that the hardware consists of programmable elements that may be driven explicitly by the middleware. It is possible that pre-programmed hardware behaviors triggered from the upper layer must also be present. Device drivers supplied with most actively controlled components, e.g., translation stages, piezo-electric controllers, phase modulators etc., satisfy this requirement. Collectively, these device drivers and other control wires define the hardware interface. The remaining challenge, therefore, is the integration and mapping of hardware control implementations into defined interface. For most lab-based QC experiments, this is traditionally accomplished in an ad hoc manner that is sufficient for proof of principle but not robust to updates or modifications. Within SDQC, it is the role of the middleware to ease the hardware management by abstracting the interface required by software layer.
Middleware: Hardware Device Driver
The middleware parses metadata within the TX and RX. This includes translating metadata generated by the TX GPP specifying which qubits (states) to prepare within the hardware as well as tagging raw measurement data generated by the QLD. An HDD interface is defined to separate the concerns between the structure of the QLS/QLD and its expected behaviors required by the GPP.
Implementing the HDD requires knowledge of what hardware components are available and the means by which they are controlled, e.g., via drives. Several controlled components may be synthesized to implement selected software behavior, for example, state preparation or measurement in a specific basis. The particular methods implemented by the middleware to manage control of the hardware are, however, hidden from the other layers, i.e., it maintains separation of concerns. In addition, the HDD need only provide a library of elementary functions that the higher-level software layer can call upon. This separates the HDD from the particular protocol being implementing. Finally, the HDD passes information back to the software layer in a representation appropriate for that domain.
The design of the middleware interface is determined by the level of abstraction provided. The middleware interface can and should vary with the intended use of the terminal. For example, a terminal may be designed such that the user-defined GPP program explicitly requests that the HDD "rotate waveplate 1 to angle θ = π/4". The resulting HDD implementation would then simply relay the appropriately parsed signal to the QLS in order to prepare the specified configuration. Alternatively, the HDD may be designed to accept more abstract commands from the GPP, e.g., "prepare a qubit in the X basis", in which case translation into low-level actions would be determined by the HDD implementation to include rotation of the necessary waveplates. These cases are distinguished by how much they abstract away the hardware components from the software protocols. Either approach may be a useful implementation and the best choice must be driven by needs expected of the calling software.
Software: General Purpose Processor
In the SDQC framework, the software layer defines the abstracted behavior of the hardware but not the implementation details. The level of abstraction and therefore control that is provided to the software layer is determined by the overall design of the terminal and especially the limitations implied by the middleware interface. Depending on these design decisions, the software layer may explicity define the type of information to be communicated as well as methods for validating transmission and negotiating classical metadata between the TX and RX. Alternatively, the middleware interface may only provide access to a more limited set of behaviors, for example, how many bits to exchange between users. The flexibility in assigning these responsibilities offers a natural way to control the terminal design space.
It seems necessary to justify that the demands of existing and near-term prototype QC systems can be satisfied using GPP's and software-defined control. Current state of the art QC systems provide at most detection at rates of 1 Gbit/sec.
14 This upper bound on bit rate is due largely to operational limits of current QLD's, which must employ trade-offs between quantum detector efficiency and response time. Additional losses arising from long-range communication only serve to reduce observed count rates and further limit QC systems to sub-GHz rates. By comparison, modern GPP's containing multiple cores have theoretical clock rates well above 10 GHz. This represents a more than 10-fold increase in processing speed over data acquisition rates. Moreover, these clock rates correspond with 10 9 floating-point operations per second (1 GFLOP) even for commodity GPP's. Alongside gigabit per second (Gbps) communication links, the availability of more than 1 GFLOP suggest it is both possible and reasonable to carry out the computationally intensive part of many QC protocols within GPP's. Of course, if transmission efficiency improves beyond 1 Gbps, GPP-based systems may require additional processing considerations, for example, the inclusion of specialized co-processors such as graphical processing units (GPU's) or field-programmable array's (FPGA's). However, performance is not the primary intent of the SDQC systems; rather, the purpose is to provide an easily programmable method for prototyping new protocols and testing the limits of QC.
The design of the software layer requires a clear specification of the abstraction intended for the application programming infrastructure. This includes the application programming interface (API) exposed to the user as well as the supporting libraries providing the interface with the middleware. For a GPP implementation, this can be accomplished using standard system software programming and device drivers as well as more elaborate integrated programming environments.
SUPER-DENSE CODING SYSTEM
As a demonstration of the SDQC framework, we present an implementation of super-dense coding.
15 Super-dense coding is a protocol whereby two users, Alice and Bob, begin by sharing a pair of entangled two-level systems, i.e., qubits. The entangled qubits are initially prepared in the state
where subscript A denotes Alice's qubit and B denotes Bob's qubit. Alice has an 2-bit message b 1 b 2 which she transmits to Bob by applying to her qubit one of the four unitary operators O ∈ {I, X, Z, XZ}. These operators have the distinction of mapping the original state within the complete set of Bell states,
The mapping between operators and bit pairs is established by Alice and Bob before beginning the protocol. We will use
After applying the operator O to her qubit, Alice transmits her qubit to Bob. Upon receiving Alice's qubit, Bob performs a joint measurement that discriminates between the four Bell states. Based on the outcome of the measurement, Bob decodes the original two bits of message. 
Software Layer
Our implementation of super-dense coding includes a software layer. The software layer is based on a library built within the GNU Radio signal processing framework. GNU Radio is a free software toolkit for deploying software-defined communications systems that offers primitive signal processing blocks for application development. 16 We have developed a Quantum Information ToolKit for Application Testing (QITKAT) library that provides C++ and Python based processing blocks to support prototyping stream-based quantum communication. The QITKAT library provides primitives for expressing communication protocols completely in software. This includes methods for encoding and decoding the SDC messages as well as interfaces exchanging network metadata between users. These blocks can then be connected using an interprocess communication system provided by the GNU Radio runtime environment. The runtime manager is responsible for maintaining the flow of data, while the block developer is responsible for ensuring each blocks consumes and processes samples in the desired way.
Using QITKAT and GNU Radio blocks, we have developed a TX and RX programs that permit Alice to encode binary data sending modulated entangled states and Bob to decode these modulations from measurements made on the entangled state. An instance of the flow graph for the SDC communication system is shown in Fig. 3 , in which the block SDC Encode accepts pairs of bits from a Message Source block. The SDC Encode identifies the appropriate operator based on the bit values according to the table in Eq. (3). The corresponding output flag is then sent to the QM Server block, which represents a visible middleware component responsible for translating the modulation operators into the correct actions onto the fiducial Bell state. In the current implementation, QM Server also manages a classical representation of the entangled states and does not trigger actual hardware commands, cf. below. The flow graph in Fig. 3 highlights how the invidual processing blocks are connected by the flow of data from Alice to Bob. In the pictured implementation, the SDC Encode block is sending a two-bit modulation code to the QM Server using a TCP packet. When it is received, the server returns an identification number that uniquely labels the entangled state to which the modulation is applied. In addition to executing the control flags, QM Server also transmits a classical notification message to SDC Decode indicating that a modulated state has been transmitted. In practice, this message serves as the metadata indicating the expected time-of-arrival for a qubit or the storage location within a quantum memory cell. We use the QM Server block twice, one for receiving and the other for transmitting messages, to simplify the network control. After accepting the QM Server message, the SDC Decode block queries for the results of the Bell-state measurement on that qubit. The QM Server returns the results of the measurement, which are then interpreted by SDC Decode according to the table in Eq. (3). The flow graph in Fig. 3 also includes a Bit Error Rate block, which acts by computing the bit error rate between the message decoded by Bob and the original transmitted by Alice. The Scope Sink block is a standard GNU Radio block that plots the output BER as a function of the sampled data.
Middleware Layer
The QM Server block serves as a visible middleware component. The encode and decode blocks issue control commands to modulate and measure the Bell state, respectively. The modulations are based on application of the operator O in Eq. (3) while the measurements correspond with projections in the Bell basis of Eq. (2). This block is also responsible for the handshaking between the encode and decode blocks, which in our implementation is simply a classical transmission of packet counter to monitor the qubit sequence. This is in addition to the handshaking that underlies the classical network communications. In the current implementation, the server resides on a separate computer and communication is managed using TCP packets. The QM server may be running local on the same host as either TX or RX clients, or on a separate device as would be a more natural case when the server is managing separate hardware.
Our current QM Server does not manage a hardware layer. Instead the current server runs a software simulation of hardware behavior by maintaining a registry of requested and transmitted states as well as a history of the encoding applied to each state. This allows the server both to track the modulation sent by the encoder and to transmit the result of measuring the modulated states. The registry does not store complete state representations, but rather uses labels to encode the modulation of an entanglement resource.
QM Server also simulates noise in the transmission channel by incorporating an anisotropic depolarizing noise model. This model is parametrized by probabilities p x , p z , and p xz for the X, Z, and XZ operators specified independently and it acts by introducing statistical bias in the measurement outcomes. That is to say, the relative probabilities of the measurement outcomes are biased according to the parameters of the noise model and sampled using the output from a pseudo-random number generator. Again, the server does not track the actual state vectors, but rather maintains the consistent behavior of the noise model, modulations, and observed measurements.
Hardware Layer
For SDC, the necessary hardware includes a source of entangled particles, a modulation mechanism, and a measurement apparatus. Assuming the use of polarization-entangled photon pair state, a non-deterministic source can be constructed using the process of spontaneous parametric down conversion (SPDC) pumped by an external laser. This approach, however, lacks a means of announcing the photon's presence. Heralded pair production offers a slight more complicated alternative but with the advantage that each photon is tagged in a known time slot.
For polarization entangled biphoton states, the modulation operators are implemented using an optical wave plate for implementing the X, Z, and XZ transformations. Because the orientation determines the operator being implemented, we can mount the waveplate(s) on an electronically driven rotator. 17, 18 The state of the rotator, and the photon polarization, can then be driven using computer-controlled electrical signals. The measurement of the photon pair state at the RX can be implemented partially using linear-optical Bell-state measurement device. 19 In this setup, a static beam splitter interferes the two photons and polarization analyzers measurement the resulting state. The observed measurements can then identify 3 of the 4 possible Bell states, but cannot detect all of them. Alternative approaches, using ancilla or hyper-entanglement, can measure all four states but at the cost of additional complexity. In our design, we assume a static optical network precedes a bank of detectors, which output a unique signature for each encoded state.
In order to interface with the layout described above, we have developed a hardware interface based on the combined use of an FPGA and ARM processor. Our particular implementation uses the Xilinx Zynq board with a custom daughter board that accepts input from the detector bank. An example of the hardware is shown in Fig. 4 . We have not yet implemented the outgoing control signals needed by the TX to drive the waveplate rotators, but instead have focused on refining the timestamping capabilities at the RX terminal. In our design, the FPGA accepts TTL signals from the connected detectors and generates timestamps for photon arrivals based on edge detection and an on-board clock. We use multiple input channels to to detect coincidence arrivals and store the resulting timestamp(s) as well as the excited channel in the on-board memory. The ARM processor uses read/write access to the same memory region and, therefore, can run user-defined code to process the generated timestamps. In our client-server model, the ARM-based server monitors the local memory buffers for data and responds to request from a network-connected client process. Raw timestamps can either be processed on board, using a QITKAT program, or transmitted over the network to a host computer. We are currently testing the use of both UDP and TCP packets for managing the networking. 
CONCLUSIONS
We have extended the paradigm of software-defined communication to include quantum communication systems. We defined an SDQC framework based on the decomposition of QC terminal into three layers, which separate the concerns of the hardware, software, and middleware layers. We have also provided a detailed description of how each components should operate and we have provided experimental results of an SDQC implementation of the super-dense coding protocol. Our experimental design has emphasized the role of middleware for abstracting the high-level, software control and managing the low-level (hardware execution. Ultimately, we expect the use of a common software layer to provide a robust family of functions that can be used for rapidly prototyping new applications.
